

FIG. 19.

10 memory cell array (MA)

The diagram illustrates a 10 memory cell array (MA) with word lines (WL_i, WL₀, WL_R) and bit lines (BL_{T0}, BL_{N0}, BL_{T1}, BL_{N1}, BL_{T2}, BL_{N2}, BL_{Tj}, BL_{Nj}, BL_{Tj+1}, BL_{Nj+1}). Memory cells (MC_{i0}, MC₀₀, MC₁₀, MC₀₁, MC₂₀, MC₀₂, MC_{j0}, MC_{0j}, MC_{j+10}, MC_{0j+1}, MC_{RA0}, MC_{RA1}, MC_{RA2}, MC_{RAj}, MC_{RAj+1}) are connected to these lines. Sense amplifiers (SA₀, SA₁, SA₂, SA_j, SA_{j+1}) are connected to the bit lines. A Y selection signal (Y₀, Y₁, ..., Y_m) is used to select the Y selection circuit. The control circuit (12) provides control signals (CS₀, CS₁, CS₂, ..., CS_j) to the sense amplifiers and the Y selection circuit. The diagram also shows a Y selection circuit (11) and a control circuit (12).

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10






Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21





Fig. 22





PRIOR ART

Fig. 24

